Medium Core
HomeAccidental Tech Podcast › Episode

Medium Core

2:16:48 Mar 12, 2026
About this episode
Pre-show: Casey brings us back to Anniversary Corner Related episode of ATP Follow-up: An explanation for John’s post that broke containment (via Thomas Dickson) MacBook Neo John’s theory about color & clamshells The M1 MacBook Air was American Walmarts only. (via Pierre-Luc Gagné) Aside also via P-L: does the Neo run Rosetta 2? MacBook Neo inputs ? iPad Air inputs (via Andrew Larson) SSD speeds (via The Verge) The ? logo iPhone 5 intro video is what John was thinking of (via Peter Puleio) Jason’s review Dave2D’s review Teardown Tyler Stalman on the Neo running “pro” apps Performance Cores vs. Super Cores New in Xcode 24.6?3: CPUFAMILY_ARM_SOTRA (H17S) (via Brendan Shanks) H17S is the missing M5 Pro identifier from iOS 26.3 RC Quinn’s review M5 Pro & Max are on N3P; M5 is N3E Baidu leakers Super cores (“P-Core”) 4.61 GHz 10-wide decoding Performance cores (“M-Core”) 4.38 GHz 7-wide decoding ~70% the performance of a Super Core Dual operating mode from efficiency cores Efficiency cores (“E-Core”) 3.05 GHz 6-wide decoding Andrew Cunningham at Ars L2 cache Super: 16 MB Performance: 8 MB Efficiency: 6MB Minimum clock speed: Super: 1,308 MHz Performance: 1,344 MHz Efficiency: 972 MHz Fusion architecture (via Frederic_Oran
Select an episode
0:00 0:00